
Programmers Model
ARM DDI 0503F Copyright © 2012-2013 ARM. All rights reserved. 3-76
ID062813 Non-Confidential
You can use the system timer to implement watchdog functionality. You can only use this
functionality to generate a generic timer interrupt to the GIC-400, interrupt 131. You cannot use
it to implement a reset request capability.
System timer register summary
Table 3-68 shows the counter system control registers and corresponding offsets from the
system counter base memory address.
Table 3-68 System timer control register summary
Offset Name Type Test chip reset Width Description
0x00
CNTLPCT RO Not applicable 32 System timer physical count lower 32 bits.
See CNTLPCT on page 3-77.
0x04
CNTUPCT RO Not applicable 32 System timer physical count upper 32 bits.
See CNTUPCT on page 3-78.
0x08
CNTLVCT RW Not applicable 32 Virtual count lower 32 bits, physical count, virtual offset.
See CNTLVCT on page 3-78.
0x0C
CNTUVCT RW Not applicable 32 Virtual count upper 32 bits, physical count, virtual offset
See CNTUVCT on page 3-78.
0x10
CNTFRQ RW Not applicable 32 Denotes the number of clock ticks per second, R0 from
second ‘user’ view when access is enabled.
See CNTFRQ on page 3-79
0x14
CNTPL0ACR RW
0x0000_0000
32 Second view access control, visible only in the first ‘kernel’
view.
See CNTPL0ACR on page 3-79.
0x18
CNTLVOFF RO Not applicable 32 Read-only version of the virtual offset lower 32 bits from
the system timer control block CNTFOFF[31:0], visible
only in the first ‘kernel’ view.
See CNTLVOFF on page 3-80.
0x1C
CNTUVOFF RO Not applicable 32 Read-only version of the virtual offset upper 32 bits from
the system timer control block CNTFOFF[31:0], visible
only in the first ‘kernel’ view.
See CNTUVOFF on page 3-80.
0x20
CNTPL_CVAL RW
0x0000_0000
32 System timer lower 32 bits comparison value.
See CNTPL_CVAL on page 3-80.
0x24
CNTPU_CVAL RW
0x0000_0000
32 System timer upper 32 bits comparison value.
See CNTPU_CVAL on page 3-81.
0x28
CNTP_TVAL RW
0x0000_0000
32 System timer value.
See CNTP_TVAL on page 3-81.
0x2C
CNTP_CTL RW
0x0000_0000
32 System timer control register.
See CNTP_CTL on page 3-82.
0x30
CNTVL_CVAL RW
0x0000_0000
32 Virtual timer lower 32 bits comparison value.
See CNTVL_CVAL on page 3-83.
0x34
CNTVU_CVAL RW
0x0000_0000
32 Virtual timer upper 32 bits comparison value.
See CNTVU_CVAL on page 3-83.
Kommentare zu diesen Handbüchern