
18
Confidential
353535
Cortex Cores:
AXIAXIAHB Lite/APBAHB Lite/APB
Bus
YesYesYesYes
Standby
Mode
Yes YesNo No
VFP Support
Yes
Yes
MPU
(optional)
Write Through
Write Back
Random
0-8M Instr
0-8M Data
4-way
4-64K Instr
4-64K Data
8 words/line
Harvard
Cortex-R4
YesN/AN/A
Streaming
YesNoNo
Hi Vectors
MMUNoneMPU
MMU/MPU
Write Through
Write Back
N/AN/A
Write
Strategy
RandomN/AN/A
Replacemen
t
None
0-1M Instr
0-1M Data
None
TCM
4-wayN/AN/A
Associativity
16 or 32 Instr
16 or 32 Data
16 words/line
NoneNone
Cache
HarvardHarvardHarvard
Architecture
Cortex-A8Cortex-M1Cortex-M3
363636
TrustZone Computing
§
New Secure Monitor Mode:
gate-keeper for secure state
§
New S-bit in CP15 to indicate when
the processor is running in a
secured state
§
Security state exposed on external
bus accesses to permit security-
aware memory and peripherals
§
Ability to restrict debug to non-
secure state
§
TrustZone adds a “parallel world” to allow trusted programs and data to
be safely separated from the OS and applications
§
Introduced for ARM1176, standard for ARMv7-A Cores
§
Features:
Kommentare zu diesen Handbüchern